yosys-master
 All Data Structures Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros
AlumaccWorker::alunode_t Struct Reference
+ Collaboration diagram for AlumaccWorker::alunode_t:

Public Member Functions

RTLIL::SigSpec get_lt ()
 
RTLIL::SigSpec get_gt ()
 
RTLIL::SigSpec get_eq ()
 
RTLIL::SigSpec get_ne ()
 
RTLIL::SigSpec get_cf ()
 
RTLIL::SigSpec get_of ()
 
RTLIL::SigSpec get_sf ()
 

Data Fields

std::vector< RTLIL::Cell * > cells
 
RTLIL::SigSpec a
 
RTLIL::SigSpec b
 
RTLIL::SigSpec c
 
RTLIL::SigSpec y
 
std::vector< std::tuple< bool,
bool, bool, bool,
RTLIL::SigSpec > > 
cmp
 
bool is_signed
 
bool invert_b
 
RTLIL::Cellalu_cell
 
RTLIL::SigSpec cached_lt
 
RTLIL::SigSpec cached_gt
 
RTLIL::SigSpec cached_eq
 
RTLIL::SigSpec cached_ne
 
RTLIL::SigSpec cached_cf
 
RTLIL::SigSpec cached_of
 
RTLIL::SigSpec cached_sf
 

Detailed Description

Definition at line 39 of file alumacc.cc.

Member Function Documentation

RTLIL::SigSpec AlumaccWorker::alunode_t::get_cf ( )
inline

Definition at line 74 of file alumacc.cc.

74  {
75  if (GetSize(cached_cf) == 0) {
76  cached_cf = alu_cell->getPort("\\CO");
79  }
80  return cached_cf;
81  }
RTLIL::SigSpec cached_cf
Definition: alumacc.cc:48
RTLIL::Cell * alu_cell
Definition: alumacc.cc:46
const RTLIL::SigSpec & getPort(RTLIL::IdString portname) const
Definition: rtlil.cc:1809
int GetSize(RTLIL::Wire *wire)
Definition: yosys.cc:334
#define log_assert(_assert_expr_)
Definition: log.h:85
#define NEW_ID
Definition: yosys.h:166
RTLIL::SigSpec Not(RTLIL::IdString name, RTLIL::SigSpec sig_a, bool is_signed=false)
RTLIL::Module * module
Definition: rtlil.h:852

+ Here is the call graph for this function:

+ Here is the caller graph for this function:

RTLIL::SigSpec AlumaccWorker::alunode_t::get_eq ( )
inline

Definition at line 62 of file alumacc.cc.

62  {
63  if (GetSize(cached_eq) == 0)
65  return cached_eq;
66  }
RTLIL::SigSpec cached_eq
Definition: alumacc.cc:47
RTLIL::Cell * alu_cell
Definition: alumacc.cc:46
const RTLIL::SigSpec & getPort(RTLIL::IdString portname) const
Definition: rtlil.cc:1809
int GetSize(RTLIL::Wire *wire)
Definition: yosys.cc:334
#define NEW_ID
Definition: yosys.h:166
RTLIL::Module * module
Definition: rtlil.h:852
RTLIL::SigSpec ReduceAnd(RTLIL::IdString name, RTLIL::SigSpec sig_a, bool is_signed=false)

+ Here is the call graph for this function:

+ Here is the caller graph for this function:

RTLIL::SigSpec AlumaccWorker::alunode_t::get_gt ( )
inline

Definition at line 56 of file alumacc.cc.

56  {
57  if (GetSize(cached_gt) == 0)
59  return cached_gt;
60  }
RTLIL::SigSpec cached_gt
Definition: alumacc.cc:47
RTLIL::SigSpec get_lt()
Definition: alumacc.cc:50
RTLIL::SigSpec Or(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, bool is_signed=false)
RTLIL::Cell * alu_cell
Definition: alumacc.cc:46
int GetSize(RTLIL::Wire *wire)
Definition: yosys.cc:334
#define NEW_ID
Definition: yosys.h:166
RTLIL::SigSpec get_eq()
Definition: alumacc.cc:62
RTLIL::SigSpec Not(RTLIL::IdString name, RTLIL::SigSpec sig_a, bool is_signed=false)
RTLIL::Module * module
Definition: rtlil.h:852

+ Here is the call graph for this function:

RTLIL::SigSpec AlumaccWorker::alunode_t::get_lt ( )
inline

Definition at line 50 of file alumacc.cc.

50  {
51  if (GetSize(cached_lt) == 0)
53  return cached_lt;
54  }
RTLIL::Cell * alu_cell
Definition: alumacc.cc:46
int GetSize(RTLIL::Wire *wire)
Definition: yosys.cc:334
RTLIL::SigSpec Xor(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, bool is_signed=false)
RTLIL::SigSpec get_sf()
Definition: alumacc.cc:92
#define NEW_ID
Definition: yosys.h:166
RTLIL::SigSpec get_cf()
Definition: alumacc.cc:74
RTLIL::SigSpec get_of()
Definition: alumacc.cc:83
RTLIL::SigSpec cached_lt
Definition: alumacc.cc:47
RTLIL::Module * module
Definition: rtlil.h:852

+ Here is the call graph for this function:

+ Here is the caller graph for this function:

RTLIL::SigSpec AlumaccWorker::alunode_t::get_ne ( )
inline

Definition at line 68 of file alumacc.cc.

68  {
69  if (GetSize(cached_ne) == 0)
71  return cached_ne;
72  }
RTLIL::SigSpec cached_ne
Definition: alumacc.cc:47
RTLIL::Cell * alu_cell
Definition: alumacc.cc:46
int GetSize(RTLIL::Wire *wire)
Definition: yosys.cc:334
#define NEW_ID
Definition: yosys.h:166
RTLIL::SigSpec get_eq()
Definition: alumacc.cc:62
RTLIL::SigSpec Not(RTLIL::IdString name, RTLIL::SigSpec sig_a, bool is_signed=false)
RTLIL::Module * module
Definition: rtlil.h:852

+ Here is the call graph for this function:

RTLIL::SigSpec AlumaccWorker::alunode_t::get_of ( )
inline

Definition at line 83 of file alumacc.cc.

83  {
84  if (GetSize(cached_of) == 0) {
85  cached_of = {alu_cell->getPort("\\CO"), alu_cell->getPort("\\CI")};
88  }
89  return cached_of;
90  }
RTLIL::SigSpec cached_of
Definition: alumacc.cc:48
RTLIL::Cell * alu_cell
Definition: alumacc.cc:46
const RTLIL::SigSpec & getPort(RTLIL::IdString portname) const
Definition: rtlil.cc:1809
int GetSize(RTLIL::Wire *wire)
Definition: yosys.cc:334
RTLIL::SigSpec Xor(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, bool is_signed=false)
#define log_assert(_assert_expr_)
Definition: log.h:85
#define NEW_ID
Definition: yosys.h:166
RTLIL::Module * module
Definition: rtlil.h:852

+ Here is the call graph for this function:

+ Here is the caller graph for this function:

RTLIL::SigSpec AlumaccWorker::alunode_t::get_sf ( )
inline

Definition at line 92 of file alumacc.cc.

92  {
93  if (GetSize(cached_sf) == 0) {
94  cached_sf = alu_cell->getPort("\\Y");
96  }
97  return cached_sf;
98  }
RTLIL::Cell * alu_cell
Definition: alumacc.cc:46
RTLIL::SigSpec cached_sf
Definition: alumacc.cc:48
const RTLIL::SigSpec & getPort(RTLIL::IdString portname) const
Definition: rtlil.cc:1809
int GetSize(RTLIL::Wire *wire)
Definition: yosys.cc:334

+ Here is the call graph for this function:

+ Here is the caller graph for this function:

Field Documentation

RTLIL::SigSpec AlumaccWorker::alunode_t::a

Definition at line 42 of file alumacc.cc.

RTLIL::Cell* AlumaccWorker::alunode_t::alu_cell

Definition at line 46 of file alumacc.cc.

RTLIL::SigSpec AlumaccWorker::alunode_t::b

Definition at line 42 of file alumacc.cc.

RTLIL::SigSpec AlumaccWorker::alunode_t::c

Definition at line 42 of file alumacc.cc.

RTLIL::SigSpec AlumaccWorker::alunode_t::cached_cf

Definition at line 48 of file alumacc.cc.

RTLIL::SigSpec AlumaccWorker::alunode_t::cached_eq

Definition at line 47 of file alumacc.cc.

RTLIL::SigSpec AlumaccWorker::alunode_t::cached_gt

Definition at line 47 of file alumacc.cc.

RTLIL::SigSpec AlumaccWorker::alunode_t::cached_lt

Definition at line 47 of file alumacc.cc.

RTLIL::SigSpec AlumaccWorker::alunode_t::cached_ne

Definition at line 47 of file alumacc.cc.

RTLIL::SigSpec AlumaccWorker::alunode_t::cached_of

Definition at line 48 of file alumacc.cc.

RTLIL::SigSpec AlumaccWorker::alunode_t::cached_sf

Definition at line 48 of file alumacc.cc.

std::vector<RTLIL::Cell*> AlumaccWorker::alunode_t::cells

Definition at line 41 of file alumacc.cc.

std::vector<std::tuple<bool, bool, bool, bool, RTLIL::SigSpec> > AlumaccWorker::alunode_t::cmp

Definition at line 43 of file alumacc.cc.

bool AlumaccWorker::alunode_t::invert_b

Definition at line 44 of file alumacc.cc.

bool AlumaccWorker::alunode_t::is_signed

Definition at line 44 of file alumacc.cc.

RTLIL::SigSpec AlumaccWorker::alunode_t::y

Definition at line 42 of file alumacc.cc.


The documentation for this struct was generated from the following file: