cbaWriteVer.c File Reference

#include "cba.h"
#include "cbaPrs.h"

Go to the source code of this file.

Functions
void	Cba_PrsWriteVerilogMux (FILE *pFile, Cba_Ntk_t *p, Vec_Int_t *vFanins)
	FUNCTION DEFINITIONS ///. More...
void	Cba_PrsWriteVerilogConcat (FILE *pFile, Cba_Ntk_t *p, int Id)
void	Cba_PrsWriteVerilogArray2 (FILE *pFile, Cba_Ntk_t *p, Vec_Int_t *vFanins)
void	Cba_PrsWriteVerilogArray3 (FILE *pFile, Cba_Ntk_t *p, Vec_Int_t *vFanins)
void	Cba_PrsWriteVerilogNodes (FILE *pFile, Cba_Ntk_t *p)
void	Cba_PrsWriteVerilogBoxes (FILE *pFile, Cba_Ntk_t *p)
void	Cba_PrsWriteVerilogSignals (FILE *pFile, Cba_Ntk_t *p, int SigType)
void	Cba_PrsWriteVerilogSignalList (FILE *pFile, Cba_Ntk_t *p, int SigType, int fSkipComma)
void	Cba_PrsWriteVerilogNtk (FILE *pFile, Cba_Ntk_t *p)
void	Cba_PrsWriteVerilog (char *pFileName, Cba_Man_t *pDes)

Variables
ABC_NAMESPACE_IMPL_START const char *	s_NodeTypes [CBA_NODE_UNKNOWN+1]
	DECLARATIONS ///. More...

Function Documentation

void Cba_PrsWriteVerilog	(	char *	pFileName,
		Cba_Man_t *	pDes
	)

Definition at line 207 of file cbaWriteVer.c.

{
    FILE * pFile;
    Cba_Ntk_t * pNtk; 
    int i;
    pFile = fopen( pFileName, "wb" );
    if ( pFile == NULL )
    {
        printf( "Cannot open output file \"%s\".\n", pFileName );
        return;
    }
    fprintf( pFile, "// Design \"%s\" written by ABC on %s\n\n", Cba_ManName(pDes), Extra_TimeStamp() );
    Cba_ManForEachNtk( pDes, pNtk, i )
        Cba_PrsWriteVerilogNtk( pFile, pNtk );
    fclose( pFile );
}

void Cba_PrsWriteVerilogArray2	(	FILE *	pFile,
		Cba_Ntk_t *	p,
		Vec_Int_t *	vFanins
	)

Definition at line 101 of file cbaWriteVer.c.

{
    int NameId, RangeId, i;
    assert( Vec_IntSize(vFanins) % 2 == 0 );
    Vec_IntForEachEntryDouble( vFanins, NameId, RangeId, i )
    {
        assert( RangeId >= -2 );
        if ( RangeId == -2 )
            Cba_PrsWriteVerilogConcat( pFile, p, NameId-1 );
        else if ( RangeId == -1 )
            fprintf( pFile, "%s", Cba_NtkStr(p, NameId) );
        else
            fprintf( pFile, "%s%s", Cba_NtkStr(p, NameId), RangeId ? Cba_NtkStr(p, RangeId) : "" );
        fprintf( pFile, "%s", (i == Vec_IntSize(vFanins) - 2) ? "" : ", " );
    }
}

void Cba_PrsWriteVerilogArray3	(	FILE *	pFile,
		Cba_Ntk_t *	p,
		Vec_Int_t *	vFanins
	)

Definition at line 117 of file cbaWriteVer.c.

{
    int FormId, NameId, RangeId, i;
    assert( Vec_IntSize(vFanins) % 3 == 0 );
    Vec_IntForEachEntryTriple( vFanins, FormId, NameId, RangeId, i )
    {
        fprintf( pFile, ".%s(", Cba_NtkStr(p, FormId) );
        if ( RangeId == -2 )
            Cba_PrsWriteVerilogConcat( pFile, p, NameId-1 );
        else if ( RangeId == -1 )
            fprintf( pFile, "%s", Cba_NtkStr(p, NameId) );
        else
            fprintf( pFile, "%s%s", Cba_NtkStr(p, NameId), RangeId ? Cba_NtkStr(p, RangeId) : "" );
        fprintf( pFile, ")%s", (i == Vec_IntSize(vFanins) - 3) ? "" : ", " );
    }
}

void Cba_PrsWriteVerilogBoxes	(	FILE *	pFile,
		Cba_Ntk_t *	p
	)

Definition at line 155 of file cbaWriteVer.c.

{
    int Type, i;
    Cba_NtkForEachObjType( p, Type, i )
        if ( Type == CBA_PRS_BOX ) // .subckt/.gate/box (formal/actual binding) 
        {
            fprintf( pFile, "  %s %s (", Cba_ObjFuncStr(p, i), Cba_ObjInstStr(p, i) );
            Cba_PrsWriteVerilogArray3( pFile, p, Cba_ObjFanins(p, i) );
            fprintf( pFile, ");\n" );
        }
}

void Cba_PrsWriteVerilogConcat	(	FILE *	pFile,
		Cba_Ntk_t *	p,
		int	Id
	)

Definition at line 94 of file cbaWriteVer.c.

{
    extern void Cba_PrsWriteVerilogArray2( FILE * pFile, Cba_Ntk_t * p, Vec_Int_t * vFanins );
    fprintf( pFile, "{" );
    Cba_PrsWriteVerilogArray2( pFile, p, Cba_ObjFanins(p, Id) );
    fprintf( pFile, "}" );
}

void Cba_PrsWriteVerilogMux	(	FILE *	pFile,
		Cba_Ntk_t *	p,
		Vec_Int_t *	vFanins
	)

FUNCTION DEFINITIONS ///.

Function*************************************************************

Synopsis [Writing parser state into a file.]

Description []

SideEffects []

SeeAlso []

Definition at line 83 of file cbaWriteVer.c.

{
    int NameId, RangeId, i;
    char * pStrs[4] = { " = ", " ? ", " : ", ";\n" };
    assert( Vec_IntSize(vFanins) == 8 );
    fprintf( pFile, "  assign " );
    Vec_IntForEachEntryDouble( vFanins, NameId, RangeId, i )
    {
        fprintf( pFile, "%s%s%s", Cba_NtkStr(p, NameId), RangeId > 0 ? Cba_NtkStr(p, RangeId) : "", pStrs[i/2] );
    }
}

void Cba_PrsWriteVerilogNodes	(	FILE *	pFile,
		Cba_Ntk_t *	p
	)

Definition at line 133 of file cbaWriteVer.c.

{
    int Type, Func, i;
    Cba_NtkForEachObjType( p, Type, i )
        if ( Type == CBA_PRS_NODE ) // .names/assign/box2 (no formal/actual binding)
        {
            Func = Cba_ObjFuncId(p, i);
            if ( Func >= CBA_NODE_BUF && Func <= CBA_NODE_XNOR )
            {
                fprintf( pFile, "  %s (", s_NodeTypes[Func] );
                Cba_PrsWriteVerilogArray2( pFile, p, Cba_ObjFanins(p, i) );
                fprintf( pFile, ");\n" );
            }
            else if ( Func == CBA_NODE_MUX )
                Cba_PrsWriteVerilogMux( pFile, p, Cba_ObjFanins(p, i) );
            else
            {
                //char * pName = Cba_NtkStr(p, Func);
                assert( 0 );
            }
        }
}

void Cba_PrsWriteVerilogNtk	(	FILE *	pFile,
		Cba_Ntk_t *	p
	)

Definition at line 181 of file cbaWriteVer.c.

{
    int s;
    assert( Vec_IntSize(&p->vTypes)   == Cba_NtkObjNum(p) );
    assert( Vec_IntSize(&p->vFuncs)   == Cba_NtkObjNum(p) );
    assert( Vec_IntSize(&p->vInstIds) == Cba_NtkObjNum(p) );
    // write header
    fprintf( pFile, "module %s (\n", Cba_NtkName(p) );
    for ( s = 0; s < 3; s++ )
    {
        if ( s == 0 && Vec_IntSize(&p->vInouts) == 0 ) 
            continue;
        fprintf( pFile, "    " );
        Cba_PrsWriteVerilogSignalList( pFile, p, s, s==2 );
        fprintf( pFile, "\n" );
    }
    fprintf( pFile, "  );\n" );
    // write declarations
    for ( s = 0; s < 4; s++ )
        Cba_PrsWriteVerilogSignals( pFile, p, s );
    fprintf( pFile, "\n" );
    // write objects
    Cba_PrsWriteVerilogNodes( pFile, p );
    Cba_PrsWriteVerilogBoxes( pFile, p );
    fprintf( pFile, "endmodule\n\n" );
}

void Cba_PrsWriteVerilogSignalList	(	FILE *	pFile,
		Cba_Ntk_t *	p,
		int	SigType,
		int	fSkipComma
	)

Definition at line 174 of file cbaWriteVer.c.

{
    int NameId, RangeId, i;
    Vec_Int_t * vSigs[4] = { &p->vInouts, &p->vInputs, &p->vOutputs, &p->vWires };
    Vec_IntForEachEntryDouble( vSigs[SigType], NameId, RangeId, i )
        fprintf( pFile, "%s%s", Cba_NtkStr(p, NameId), (fSkipComma && i == Vec_IntSize(vSigs[SigType]) - 2) ? "" : ", " );
}

void Cba_PrsWriteVerilogSignals	(	FILE *	pFile,
		Cba_Ntk_t *	p,
		int	SigType
	)

Definition at line 166 of file cbaWriteVer.c.

{
    int NameId, RangeId, i;
    char * pSigNames[4]  = { "inout", "input", "output", "wire" }; 
    Vec_Int_t * vSigs[4] = { &p->vInouts, &p->vInputs, &p->vOutputs, &p->vWires };
    Vec_IntForEachEntryDouble( vSigs[SigType], NameId, RangeId, i )
        fprintf( pFile, "  %s %s%s;\n", pSigNames[SigType], RangeId ? Cba_NtkStr(p, RangeId) : "", Cba_NtkStr(p, NameId) );
}

Variable Documentation

ABC_NAMESPACE_IMPL_START const char* s_NodeTypes[CBA_NODE_UNKNOWN+1]

Initial value:

= {
    NULL,       
    "const",    
    "buf",      
    "not",      
    "and",      
    "nand",     
    "or",       
    "nor",      
    "xor",      
    "xnor",     
    "mux",      
    "maj",      
    "???"       
    "???"       
}

DECLARATIONS ///.

CFile****************************************************************

FileName [cba.c]

SystemName [ABC: Logic synthesis and verification system.]

PackageName [Verilog parser.]

Synopsis [Parses several flavors of word-level Verilog.]

Author [Alan Mishchenko]

Affiliation [UC Berkeley]

Date [Ver. 1.0. Started - November 29, 2014.]

Revision [

Id:

cba.c,v 1.00 2014/11/29 00:00:00 alanmi Exp

]

Definition at line 51 of file cbaWriteVer.c.